LENZE EVF9323-EV 1.5kW EVF9323-EV 1.5kW EVF9323-EV 1.5kW EVF9323-EV 1.5kW

Counting range: 32 bits
● Diagnostics and hardware interrupts can be configured
● Supported encoder/signal types
– 24 V incremental encoder
(with 2 tracks A and B, phase-shifted by 90°, up to 4 incremental encoders also with
zero track N)
– 24 V pulse encoder with direction signal
– 24 V pulse encoder without direction signal
– 24 V pulse encoder each for forward pulse & reverse pulse
The high-speed counters support reconfiguration in RUN. You can find additional information
in section Parameter data records of the high-speed counters (Page 159)Counting refers to the detection and adding up of events. The counters acquire and evaluate
encoder signals and pulses. You can specify the count direction using suitable encoder or
pulse signals or through the user program.
You can control counting processes using the digital inputs. You can switch the digital
outputs exactly at defined count values, regardless of the user program.
You can configure the response of the counters using the functionalities described below.
Counting limits
The counting limits define the count value range used. The counting limits are selectable and
can be modified during runtime by the user program.
The highest counting limit that can be set is 2147483647 (231–1). The lowest counting limit
that can be set is –2147483648 (–231).
You can configure the response of the counter at the counting limits:
● Continue or stop counting (automatic gate stop) on violation of a counting limit
● Set count value to start value or to opposite counting limit on violation of a counting limitYou can configure a start value within the counting limits. The start value can be modified
during runtime by the user program.
Depending on the parameter assignment, the compact CPU can set the current count value
to the start value during synchronization, during the Capture function, on violation of a
counting limit or when the gate is opened.
Gate control
The opening and closing of the hardware gate (HW gate) and software gate (SW gate)
defines the period of time during which the counting signals are acquired.
The digital inputs of the digital on-board I/O control the HW gate. The user program controls
the software gate. You can enable the hardware gate using the parameter assignment. The
software gate (bit in the control interface of the cyclic I/O data) cannot be disabled.
Capture
You can configure an external reference signal edge that triggers the saving of the current
count value as a Capture value. The following external signals can trigger the Capture
function:
● Rising or falling edge of a digital input
● Both edges of a digital input
● Rising edge of signal N at the encoder input
You can configure whether counting continues from the current count value or from the start
value after the Capture function.You can specify hysteresis for the comparison values, within which a digital output is
prevented from switching again. An encoder may stop at a certain position, and slight